17384.tmp/hello

DESCRIPTION = "hello driver"
LICENSE = "GPLv2+"
LIC_FILES_CHKSUM = "file://${BPN}.c;endline=19;md5=4866f9824d27c1cd5324fd5e84caeb6e"

inherit module

PR = "r0"

SRC_URI = "file://Makefile file://${BPN}.c"
S = "${WORKDIR}"

This page:	Created:	Wed Jan 31 16:11:57 2024
	From:	17384.tmp/hello_1.0.bb

Verilog converted to html by v2html 7.30.1.3 v2html 7.30.1.3 (written by Costas Calamvokis).

Help